Combinatorial Gigabit Ethernet Platform, C-GEP
10 Gigabit Ethernet Physical Layer | 10 gigabit Ethernet PHY
97. Physical Coding Sublayer (PCS), Physical Medium Attachment (PMA) sublayer, Physical Medium Dependent (PMD) sublayer, and bas
XpressPCS PCS IP for PCIe 5.0 | PLDA is now a part of Rambus.
Creating Ethernet Interface from MAC and PCS/PMA
10G MAC/PCS ULL edition – Enyx – The experts in FPGA trading systems
PCS/PMA SGMII Errors when using Shared Logic in Example Design
Serial Interface Challenges
Sharing Transceiver QPLL between PCIe and Ethernet PCS/PMA
10 Gigabit Ethernet Interconnection with Wide Area Networks | Irfan Salam
fpga - Difference between PCS and PMA loopback in transceivers - Electrical Engineering Stack Exchange
Integrated MAC, PCS and PHY IP for 400G/800G Ethernet — Synopsys Technical Article | ChipEstimate.com
Faraday Technology Corporation-SoC Design Service
COM-5501SOFT
5G/2.5G/1.25G/1000BASE-X Ethernet MAC – Precise-ITC – ASIC / FPGA Innovation!
Get Connected: SerDes interfaces - Analog - Technical articles - TI E2E support forums
10-Gigabit Ethernet PCS/PMA v2.3 Datasheet by Xilinx Inc. | Digi-Key Electronics
10G ETHERNET LAYER 1 OVERVIEW — FMADIO
40 Gigabit Ethernet Physical Layer | 40 Gigabit Ethernet PHY
1G to 10G Ethernet Dynamic Switching Using Xilinx High Speed Serial IO Solution - EEWeb
